

ADALAB HARDWARE SUMMARY	1
AN OVERVIEW OF THE ADALAB(tm) DATA ACQUISITION SYSTEM	1
INTERACTIVE MICROWARE, INC.	
COPYRIGHT (C) 1981	
BY Paul K. Warne	
INSTALLING YOUR ADALAB INTERFACE CARD	2
Unpacking	2
Selecting Jumper Options	2
Group 1 Jumper Options (A/D Converter)	2
Group 2 Jumper Options (D/A Converter)	2
Group 3 Jumper Options (Slot Selection)	3
Connecting cables to Adapter Modules	4
A/D Converter Programming Considerations	9
Theory of Operation	6
THE ANALOG TO DIGITAL CONVERTER	6
Theory of Operation	8
D/A Converter Specifications	13
THE DIGITAL TO ANALOG CONVERTER	13
Digital I/O Programming Considerations	17
Theory of Operation	17
DIGITAL (PARALLEL) INPUT AND OUTPUT	17
D/A Connections and Interfacing	14
D/A Converter Programming Considerations	13
Theory of Operation	13
THE DIGITAL TO ANALOG CONVERTER	13
A/D Converter Considerations and Interfacing	12
Theory of Operation	9
A/D Converter Programming Considerations	9
D/A Converter Specifications	13
THE DIGITAL TO ANALOG CONVERTER	13
D/A Connections and Interfacing	16
D/A Converter Programming Considerations	14
Theory of Operation	13
DIGITAL (PARALLEL) INPUT AND OUTPUT	17
Digital I/O Programming Considerations	17
Theory of Operation	22
REAL-TIME CLOCK AND TIMER SPECIFICATIONS	24
REAL-TIME CLOCK AND TIMER PROGRAMMING CONSIDERATIONS	24
REAL-TIME CLOCK AND TIMER CONNECTIONS	26
TABLE I: CABLE AND SELF-TEST ADAPTER CONNECTIONS	28
TABLE II: A/D AND D/A CONVERTER DIGITAL CODES	29
TABLE III: DEDICATED 6522 ADDRESSES AND FUNCTIONS	30
TABLE IV: USER 6522 ADDRESSES AND FUNCTIONS	31
TABLE V: USER 6522 AUXILIARY CONTROL REGISTERS	32
TABLE VI: USER 6522 INTERRUPT CONTROL REGISTER	33
FIGURES 1 AND 2	34
VERSATILE INTERFACE ADAPTER DATA SHEETS	36
USING THE ADALAB A/D CONVERTER WITH CURVE FILTER,	37
VIDICHAIR AND OTHER BASIC PROGRAMS	

the H_2O molecule, which is the most abundant molecule in the universe.

The first evidence for the presence of water in the interstellar medium came from the discovery of the OH^- ion in 1963 by James E. Purcell and his colleagues at the University of California, Berkeley.

Since then, many other molecules have been identified in the interstellar medium, including carbon monoxide (CO), formaldehyde (H_2CO), and methanol (CH_3OH).

These molecules are found in dense clouds of gas and dust, which are called molecular clouds. These clouds are the birthplace of new stars and planets.

The interstellar medium is also home to many exotic objects, such as pulsars, white dwarfs, and black holes.

It is a complex and fascinating place, and there is still much to be learned about it.

One way to study the interstellar medium is to look at the light it emits. This light can tell us about the temperature, density, and chemical composition of the medium.

Another way to study the interstellar medium is to look at the light it reflects. This light can tell us about the size and shape of the dust particles in the medium.

Finally, we can study the interstellar medium by looking at the light it absorbs. This light can tell us about the presence of various molecules in the medium.

In conclusion, the interstellar medium is a complex and fascinating place, and there is still much to be learned about it.

It is a place where new stars and planets are born, and where exotic objects like pulsars, white dwarfs, and black holes are found.

It is a place where light is emitted, reflected, and absorbed, telling us about the temperature, density, and chemical composition of the medium.

It is a place where dust particles are found, telling us about their size and shape.

It is a place where molecules are found, telling us about their presence and abundance.

In short, the interstellar medium is a complex and fascinating place, and there is still much to be learned about it.

It is a place where new stars and planets are born, and where exotic objects like pulsars, white dwarfs, and black holes are found.

It is a place where light is emitted, reflected, and absorbed, telling us about the temperature, density, and chemical composition of the medium.

- ADALAB is a microcomputer system that is specifically designed for Apple computer systems in the laboratory. We call ADALAB a system because it includes both the hardware (the Apple computer and ADALAB interface board) and extensive software to make this computer useful in every lab. Any instrument that can output voltages to a recorder may be connected to ADALAB. Some examples of such instruments are spectrophotometers, fluorometers, flame photometers, pH meters, chromatography monitors, gases chromatographs, HPLC systems, conductivity meters and oxygen monitors. Instruments that are controlled by a voltage may also be connected to ADALAB. This category includes strip chart recorders, proportional control valves and pumps, temperature or flow controllers and electrochemical instruments. ADALAB is also useful for controlling any instrument that has multiple switch inputs or contact closure outputs. In addition, ADALAB can communicate with "intelligent" instruments or with other computers having parallel or serial (optional) input/output capabilities.
- *** Analog to Digital (A/D) Converter Subsystem
- * Reads voltages from your instruments with a precision of 0.025%
 - * Converts voltages to digital accuracy adjustable to better than 0.1%
 - * Dual slope integrating A/D converter smooths out noisy signals
 - * Jumper-selectable voltage ranges +4V, +2V, +1V and +0.5V
 - * Sends control voltages to your instruments with 0.025%
 - * Precision (12 bits) and overall accuracy better than 0.1%
 - * D/A conversion rate up to 50,000 conversions per second
 - * D/A converter-selectable voltage ranges +4V, +2V, +1V and +0.5V
 - * Sends control voltages to your instruments with 0.025%
 - * Digital to Analog (D/A) Converter Subsystem
 - * Digital Parallel Input/Output Subsystem
 - * Real-Time Clock/Timer Subsystem
 - * 32 bit counter/timer may be set for any time interval from 10 microseconds to 100 minutes. May be programmed as a time of day clock reading in hours, minutes and seconds
 - * Two 16 bit timer/counters may be configured as an interval timer, event counter, pulse generator, square wave generator or shift register

ADALAB HARDWARE SUMMARY

AN OVERVIEW OF THE ADALAB(tm) DATA ACQUISITION SYSTEM

ADALAB is a microcomputer system that is specifically designed for Apple computer systems in the laboratory. We call ADALAB a system because it includes both the hardware (the Apple computer and ADALAB interface board) and extensive software to make this computer useful in every lab. Any instrument that can output voltages to a recorder may be connected to ADALAB. Some examples of such instruments are spectrophotometers, fluorometers, flame photometers, pH meters, chromatography monitors, gases chromatographs, HPLC systems, conductivity meters and oxygen monitors. Instruments that are controlled by a voltage may also be connected to ADALAB. This category includes strip chart recorders, proportional control valves and pumps, temperature or flow controllers and electrochemical instruments. ADALAB is also useful for controlling any instrument that has multiple switch inputs or contact closure outputs. In addition, ADALAB can communicate with "intelligent" instruments or with other computers having parallel or serial (optional) input/output capabilities.

GROUP 2 Jumper Options (D/A Converter)

The two jumpers on the Group 1 pins are used to select the range of the Analog to Digital (A/D) converter. For the +4 Volt range, one jumper should be on the other pins closest to the top edge, one will select the +1V range. Likewise, moving down one more position, you will select the +0.5V range for the A/D converter. Note that there should always be three vacant pairs of pins between the two jumpers on the Group 1 pins. It will help if you remember that the voltage range decreases as you move the jumpers downward.

GROUP 1 Jumper Options (A/D Converter)

Looking at the ADALAB card on the component side with the gold edge connector at the bottom right, you will see three groups of metal pins on the upper half of the card (see figure 1). Group 1 is a vertical column of 2 by 8 pins near the center of the board; Group 2 is a vertical column of 2 by 4 pins, and Group 3 is a horizontal row of 2 by 7 pins. On some of these pins, you will see black plastic jumpers, which connect pairs of pins together. As shipped, the jumpers are set for the +4V range and slot 2; thus, if you plug the ADALAB card into slot 2 of your APPLE computer, no jumper changes are required.

Selecting Jumper Options

STATIC WARNING: The large (24 and 48 pin) integrated circuits on the ADALAB card may be damaged by static electricity. Before removing the protective wrappling or handling the ADALAB card, you should ground yourself by touching a water faucet or the metal case on the APPLE computer's power supply.

- | | | | |
|---|--------------------------|---|-------------------------------------|
| 3 | 16 pin DIP cables (36") | 1 | Evaluation Form |
| 1 | Self-test Adapter Module | 1 | Warranty Card and Registration Form |
| 1 | ADALAB Hardware Manual | 1 | QUCIKI/O Software Diskette |
| 1 | QUCIKI/O Software Manual | 1 | QUCIKI/O Software Manual |
| 1 | ADALAB Software Manual | 1 | QUCIKI/O Software Diskette |
| | | 1 | QUCIKI/O Software Diskette |

The following items are included with each ADALAB (cm):

Unpacking

Interface Cards:

INSTALLING YOUR ADALAB (tm) INTERFACE CARD

When you connect the ADALAB cables to the left-test adapter or other signal conditioner modules, be sure that the black dot or trianguingle near pin 1 is inserted in pin 1 of the socket, labelled with a dot or triangle. Also, be sure to connect each cable only to the proper socket.

Connecting Cables to Adapter Modules

Look ing at the ADALAB interface card or ret er riving to a figure 1, you will note that there are three empty 16-pin sockets which are used for attaching the ribbon cables. The digital parallel) output socket is at the upper left corner, the digital input socket is directly to the right of it, and the analog input/output socket is at the upper right corner of the ADALAB card. The signals on each pin of these sockets are summarized in Table I. Pin 1 is in the upper right corner of each socket. It is IMPORTANT to connect the cables in such a way that pin 1 of the cable plugh (the pin marked with a black dot or triangle) is inserted in the upper right corner of the socket (the corner that ends of the cable are opposite in orientation, it is possible to plug in the cables so that they extend either upward or downward). Just be sure that the black triangle is in the upper right corner of the socket. Now, remove the cover on your Apple computer and run the cables through one of the notches in the back of the computer. If out through one of the slot selected and run the cables into the board and run the cables along the back of the board. This will avoid interference when you put the cover on the Apple computer.

You may insert the ADDALAB interface card into any one of slots 1 through 7 in your Apple computer. Note that slot 0 is reserved for language cards and therefore, the ADDALAB card must be used in slot 0. The seven pairs of pins that run horizontally near the top right corner (see figure 1) select the slot number. To select slot 1, place the jumper on the first pair of pins, counting from the left. Move the jumper one position to the right from slot 2, one more position to slot 3, and so on. If the jumper is not placed on the pins that correspond to the slot you are using for the ADDALAB card, the software will not be able to communicate data properly.

GROUP 3 JUMPER OPTIONS (SLOT SELECTION)

The second group of pins, running vertically on the upper right (see Figure 1) selects the voltage range for the D/A converter. As was the case for GROUP 1, the voltage range decreases from +4V (top pair) to +0.5V (bottom pair) as you move the single jumper downward.

The ADALAB1 Interface card is calibrated at the factory for +4V operation. If this is satisfactory, you may proceed to the QUCICKI/O software manual and try the QUCICKSAMPLE demonstration program.

CALIBRATION PROCEDURES

WARNING: The analog I/O cable should only be plugged into a socket marked ANALOG. The digital input cable should only be plugged into a socket marked INPUT or DIGITAL INPUT, and the digital output cable should go only in a socket marked OUTPUT or DIGITAL OUTPUT. Improper insertion of the cables could cause permanent damage!

The A/D converter reading is affected by temperature changes and the reading tends to decrease as the computer warms up. Therefore, it is a good idea to let the computer run for at least 15 minutes before calibrating the A/D converter. For most applications, the actual value returned by the A/D converter is not as important as its linearity, its short-term stability, and its ability to measure changes in voltage precisely.

After you have adjusted the D/A converter voltage, you should adjust the range of the A/D converter. This is done by turning the screw on the other potentiometer which is closest to the front of the computer. Each time you press the right arrow key, a new value is read by the A/D converter, so you should repeatly press the right arrow key as you turn the screw on the potentiometer, the A/D converter reading (VIN=) is printed on the screen, and you should turn the screw until VIN=2047. Turning the screw clockwise decreases the voltage, so you should turn the screw back a little (clockwise). You will note that a small change in the screw position causes the voltage increments as you approach the final value.

Theory of Operation

THE ANALOG TO DIGITAL CONVERTER

Another feature of ADALAB's A/D converter that contributes

of your instrument. noise, you should attach an oscilloscope to the recorder output noise, occurs in the signals they are measuring. To observe this heavily damped. Many scientists are surprised to learn how much noise that will not normally show up because the recorder is recorders, their output circuitry doesn't attempt to filter out instruments are designed to be connected to strip chart strip-chart recorder dampens out noise. Since many laboratory "damps out" voltage fluctuations, similar to the way that a sample and hold amplifier. As you can see, the DS converter average of thousands of measurements using a SA converter with a and the resulting value is a true average, equivalent to the positive fluctuating signals will be canceled by negative fluctuations voltage will affect the rate of charging of the capacitor, but time in the case of ADALAB). Thus, fluctuations of the input during a major portion of the conversion time (one-fourth of the converter automatically averages (integrates) the input signal

How does the dual-slope method escape this problem? A DS converter uses to be averaged and the program is more complicated because values to be averaged and extra memory space is needed to store the maximum rate. Also, extra memory is needed to store the converter for noisy signals is much slower than the specified many conversions must be averaged, the effective rate of a SA an accurate indication of the average input voltage. Because an accurate conversion of many SA conversion values to obtain fluctuations of the input voltage are significantly large, it is necessary to use a sample and hold amplifier. If the aperture time of the sample and hold amplifier only about the instantaneous voltage during that very short measures it. But now, the measured voltage while the SA converter microsecond) and then holds that voltage during conversion voltage for a very brief period (aperture time less than one SA converter. The sample and hold hold amplifier samples the input it is usually necessary to use a sample and hold amplifier with a higher than the A/D input voltage. To counteract this problem, will be turned off, because the D/A output voltage is already may go back down to the average value, so all subsequent bits been turned off. As the subsequent bits are tested, the voltage is momentarily higher than average. Then one or more bits of the D/A output voltage will be left on which should have a converter is trying to measure a voltage. Suppose that the SA converter if a voltage fluctuation occurred during the period when a happens if most laboratory instruments. Consider what would be created by input signal is "noisy", as is the case with the signals when the successive approximation method runs into problems because the successive approximation (SA) method have certain advantages and disadvantages. The dual-slope converter chooses a dual-slope converter

conversion takes about 50 microseconds. The dual-slope method is considerably slower; typically a typical, a measurement is completed within 20 microseconds. disadvantages. The successive approximation method is fast, and approximations (SA) method have certain advantages and

The ADALAB A/D converter chip is actually a 13 bit A/D converter, but the QUCICKI/O software throws away the least significant bit, in order to make the A/D converter readings stable away from the A/D values, because noise affects primarily the low bits of the value. When comparing the specifications of ADALAB, with other A/D converters on the market, you should be aware that most other A/D converters produce available for the APPLE computer inputs, and they have only a single voltage range. An 8 bit converter returns values in the range 0 to 255, whereas ADALAB's 12 bit converter returns values from -2047 to 2047, using any of 4 different voltage scales. Thus, ADALAB is 16 times more accurate than 8 bit A/D converters, they allow only positive voltage ranges, and they have only 8 bit A/D converters, they allow only positive voltage ranges. In addition, it has a wide variety of instruments having different full scale voltages. You can use advantages of measuring both positive and negative voltages. You can add bits of measurement, giving both positive and negative voltages. You can add over-range bit resolutions: 12 bits plus sign bit and over-range bit maximum conversion time: 50 milliseconds minimum conversion rate: 20 samples per second full scale voltage: +0.5V, +1.0V, +2.0V, or +4.0V, jumper selectable

To accuracy is that it automatically zeroes itself between measurements. This compensates for internal offset errors generated by the buffer amplifier, integrator and comparator. The ADA LAB A/D converter also has true differential inputs. The inputs, it measures the voltage difference between the high (+) and low (-) input. The low input is close to ground potential, but other electrical equipment in the vicinity can induce voltages in the wires connecting your laptop to ADA LAB. Electrical noise is prevalent in most labs, and noise can affect the accuracy of the input voltage. Wires connecting your laptop to the signal lines will affect both normality, induced voltages in the signal lines will affect both normality, so ADA LAB's differentials tend to counteract the effects of induced noise.

The A/D converter is controlled by the "dedicated" 6522 chip on the ADALAB interface card. As we shall see later, this "dedicated" 6522 is also used for the real-time clock and the D/A converter. We will call the other 6522 chip the "user" 6522 because its functions are completely under the control of the user. Each of these chips has 16 successive memory addresses which control its functions. The addresses for the dedicated 6522 start at address BASE1 = \$C000 + N*\$100, where N is the slot number of the ADALAB card. The addresses for the user function of each address in the set of 16 addresses associated with the dedicated 6522 chip.

This section discusses programming considerations for the A/D converter. It much easier to use the QUCIKI/O approach described in the assembly language level. For most applications, you will find it much easier to use the QUCIKI/O approach described in the software manual. However, if you wish to use interrupts or polled sampling of the conversion signal, you should study this section. Here, you will also learn how to obtain the full 13-bit precision that is permitted by the Intel 7109 chip. All addresses in this section are given in hexadecimal notation.

A/D Converter Programming Considerations

Software Interface: via Initialize Conversion Command, Conversion completed signal, and interrupt enable register. Data are read as two 8-bit bytes. The first byte includes the sign and over-range indicators and the most significant 4 bits. The second byte includes the least significant 8 bits of data.

Common Mode Rejection Ratio (common mode voltage $\pm 1V$): Input voltage $0V$, full scale voltage $\pm 0.5V$: 50 microvolts per volt

Overall Accuracy: Adjustable to better than 0.1% of full scale range

Integral Nonlinearity (maximum deviation from ideal straight line): ± 4 counts (0.10%)

Differential Nonlinearity (maximum deviation from ideal step size): ± 2 counts (0.05%)

Input Current: maximum 8.5 microamperes

Input Impedance: minimum 8 megohms

Maximum Input Voltage: $\pm 12V$ without damage

SETUP SEI LDA #IRQINT ;Low byte address of IRQ handler
;disables IRQ interrupts

To enable the A/D converter to interrupt your program after conversion is done, you should set bit 4 of the interrupt enable register. Storing \$90 at address BASE1+\$0B enables interrupts, while storing \$10 disables interrupts. Of course, you must provide an interrupt handler that catches the interrupts and services the A/D converter. If it was the A/D converter that caused the line sets up for interrupts by the A/D converter and allows for interrupts by other devices:

STA BASE1	start A/D	read interrupt flags	AND#\$10	check bit 4	loop if not done	DONE (continue)
WAIT	LDA BASE1+\$0D					

To find out whether the A/D converter is completed, you must test bit 4 at address BASE1+\$0D. This bit is low (0) during an A/D conversion and goes high (1) after completion. The following program will start the A/D and wait for the conversion done signal:

To start an A/D conversion, you must write any value into address BASE1. As noted in Table III, this is the same as the addresses of the D/A high byte. However, the D/A high byte does not take effect until the D/A low byte is written into address BASE1+. Thus, starting the A/D converter doesn't interfere with operation of the D/A converter.

This initialization program sets up the D/A converter and timer, as well as the A/D converter. Note that the BASE1 address is calculated as described in the previous paragraph.

LDA #\$8F	high byte data direction	STA BASE1+\$02	low byte data direction	STA BASE1+\$03	high byte of timer 0	LDA #\$BB	auxiliary control register	STA BASE1+\$05	high byte of timer 0	LDA #\$C7	peripheral control register	STA BASE1+\$0B	LDA #\$8A	STA BASE1+\$0C	DONE (continue)
LDA															

To initialize the dedicated 6522 chip, use this program segment:

Your program should read the A/D converter low byte value at address BASE1+\$10 and the high byte at BASE1+\$20. The high byte value contains the four most significant bits of the answer (in bits 0-3), the overflow indicator (bit 4) and the sign bit (bit 5). Bits 6 and 7 of the high byte are unused and unspecified.

but generally they read as 1's (on). Table II shows the binary and hexadecimal codes that correspond to various input voltages. The following subroutine converts the raw A/D value in ADVANCE into a ones complement number ranging from -8192 to 8191 into a ones complement number ranging from \$E000 to \$1FFF (hex).

The above routine will continuously run the A/D converter at maximum rate. It stores the most recent value in ADV16.

```

RTS             .FREQUENTLY USED INTRUSIONS
CL1             ;HIGH BYTE OF IRQ JUMP VECTOR
STA $03FF        ;HIGH BYTE ADDRESS
LDA #>IRQINIT   ;IRQ JUMP VECTOR FOR APPLE
STA $03FE        ;REENABLE INTERRUPTS

```

Table I lists the pin assignments on the Analog I/O socket and cable. The Analog I/O socket is in the upper right corner of the ADALAB card, as shown in Fig. 1. Normally, you should connect the ground wire of your instruments to Pin 12 (A/D Low) and connect the varying voltage source signal to Pin 10 (A/D High). Since the A/D converter can measure both positive and negative voltages with equal ease, you will not cause any damage if you reverse the wires.

WARNING: Do not connect any device which may exceed +5V or -5V because permanent damage may result.

A/D CONNECTIONS AND INTERFACING

D/A Converter Specifications

The ADALAB D/A converter has 12 bit precision, but it is set up so that you can output the data in two separate 8-bit data units. First, the most significant 4 bits of data are stored in a particular memory location, but this does not change the D/A output voltage (yet). When the remaining 8 bits of data are stored in the next subsequent location, the most significant 4 bits of data are transferred (latched) into an output register. Thus, all 12 bits of the new data are presented simultaneously to the D/A converter. The response time of the D/A converter is almost instantaneous (settling time for a full scale voltage change is only about 3 microseconds). Thus, no status bit or interrupt is needed to tell us when the conversion is completed. However, the speed of the D/A converter is limited by the software because as we shall soon see, a simple program loop to output 12 bits of data takes about 20 microseconds. It is possible to operate the D/A converter at a faster rate if you don't change the high 4 bits and only update the low 8 bits.

When given a particular digital input value, as shown in Fig. 2, the D/A circuit consists of a stable reference voltage (VREF), a set of switches (one for each digital bit), a set of current sources (one for each digital bit), a summing junction, a digital resistor network (sometimes called a "ladder") to the summing junction of the opamp. The clever thing about this circuit is that the output voltage is the binary weight sum of the digital input bits, multiplied by the reference voltage. In other words, although the D/A converter chip is programmed for +5V operation, its output voltage is divided down by a chain of resistors. This provides jumper-selectable ranges of +4V, +2V, +1V and +0.5V. The output from this voltage divider is buffered by an opamp with a gain of one. Thus, the D/A output voltage has a follower with a gain of one.

Considerable current (low output impedance) to drive external equipment.

Theory of Operation

Table II shows the digital codes for various output voltages. As the D/A converter uses a complementary offset binary format.

To output a voltage on the D/A converter, first store the most significant 4 bits in location BASE1 and then store the least significant 8 bits in location BASE1+\$01. That is, all there is to it. It doesn't matter what you place in the high order 4 bits of location BASE1 because only the low 4 bits are actually used as the most significant 4 bits of the output voltage.

The D/A converter is controlled by the dedicated 6522 chip. This, to initialize the D/A, you must store \$0F in location BASE1+\$02, store \$FF in location BASE1+\$03 and store \$8A in location BASE1+\$04. This sets up the 6522 chip for output of 12 bits, with triggering of the high byte latch as soon as the low bits are stored. A program to initialize the dedicated 6522 chip was presented earlier (see A/D Converter Programming Considerations).

The easiest way to use the D/A converter is to program it with QUCIKI/O, as described in the Software Manual. However, this section explains how to program the D/A converter in assembly language, which enables the D/A converter to run at rates of up to 50,000 conversions per second.

D/A Converter Programming Considerations

Software Interface: Via output of two data bytes; the most significant 4 bits are stored until the least significant 8 bits are output and then the 12 bits of data are presented simultaneously to the D/A converter.

Temperature Coefficient: 100 ppm/degree C

Accuracy: Adjustable to better than 0.1% of full scale range

Monotonic: over entire 0 to 70 degree C range

Nonlinearity: ± 1 least significant bit

Output Currents: sources or sinks 16mA

Limited only by software speed.

Minimum Conversion Rate: up to 50,000 conversions per second,

Maximum Conversion Time: 30 microseconds

Full Scale Voltage: $\pm 0.5V$, $\pm 1.0V$, $\pm 2.0V$ or $\pm 4.0V$, jumper selectable

Resolution: 12 bits

To refresh both the high byte and the low byte at maximum rate, store the high byte data as two separate tables and use this program (26 clock periods per loop or 50 kHz output rate):

```
LDX #$00 STA BASE1, X DAOUT LDA DATAH1,X ;point to first data byte ;high byte ;low byte LDA DATAL0,X STA BASE1 ;low byte DAOOUT LDA DATAH1,X ;incude this for continuous output ;loop for 256 values INX STA BASE1+01 DAOOUT LDA DATAH2,X ;increment pointer ;D/A high byte LDX BASE1 STA DAHIGH ;BNE DAOUT ;high byte constant (12 machine cycles per loop or 83.3 kHz rate convert samples from a table of 256 8-bit values, holding the in page 0, but usually this is not feasible. First, let's data values. Faster rates are attainable if the data are stored cases, we will use the x (or y) register to index an array of fast rate, here are some programming tips. In all of these If you are interested in running the D/A converter at a very fast rate, here are some programming tips. In all of these cases, we will use the x (or y) register to index an array of data values. Faster rates are attainable if the data are stored in page 0, but usually this is not feasible. First, let's convert samples from a table of 256 8-bit values, holding the high byte constant (12 machine cycles per loop or 83.3 kHz rate for 1MHz clock).
```

Bear in mind that each time you output a value to BASE1, it automatically triggers the A/D converter. If the A/D converter is in the middle of a conversion, an extra trigger will have no effect on it.

You can see, QUCICKI/O has to perform some mathematical manipulations in order to make digital codes -2047 to 2047 correspond to minus full scale through plus full scale voltage. The easiest way to transform a signed 16 bit binary value from -2047 (\$F801) to 2047 (\$07FF) into the appropriate form for the D/A converter is as follows:

```
LDA DALOW ;D/A low byte ;two's complement EOR #$FF ADC #$01 CLC PHA LDA DAHIGH ;stack for output ;D/A high byte EOR #$FF ADC #$01 CLC STA BASE1+01 ;unsstack low byte PLA STA BASE1 ;add carry from low byte ;slot dependent address ADC #$00 EOR #$F7 ;two's complement; reverse bit 3 LDA DAHIGH ;stack for output ;D/A high byte STA BASE1+01 ;low byte trigger latch
```

The easiest way to transform a signed 16 bit binary value from -2047 (\$F801) to 2047 (\$07FF) into the appropriate form for the D/A converter is as follows:

You can see, QUCICKI/O has to perform some mathematical manipulations in order to make digital codes -2047 to 2047 correspond to minus full scale through plus full scale voltage. The easiest way to transform a signed 16 bit binary value from -2047 (\$F801) to 2047 (\$07FF) into the appropriate form for the D/A converter is as follows:

WARNING: When the computer is first turned on, the output voltage is the most negative voltage for the range selected by the D/A jumper. If you are connecting the D/A converter to an instrument that cannot tolerate negative voltages, be sure to disconnect the cable before turning the computer on.

Pin 13 of the analog I/O socket, which is in the upper right corner of the ADALAB interface card (see Fig. 1). The D/A reference voltage (low) is the analog ground on pin 11. Note that the D/A output voltage may be either positive or negative relative to analog ground.

As indicated in Table I, the D/A output voltage (high) is on pin 13 of the analog I/O socket, which is in the upper right corner of the ADALAB interface card (see Fig. 1). The D/A reference voltage (low) is the analog ground on pin 11. Note that the D/A output voltage may be either positive or negative relative to analog ground.

D/A Connections and Interfacing

For each of the previous two programs, the BEG DAOUT instruction makes a continuous waveform output. To change the frequency of the output waveform, we can advance X by a SKIP interval different from one. Replace the INX instruction above with the following code (this adds 4 to 6 clock periods per loop, depending on the addresssing mode of the ADC command):

```
TAX ;ignore overflow
ADC SKIP ;change SKIP for different frequency
TAX ;current position in data
```

STA BASE+\$01 ;increment pointer
INX ;include this for continuous output
BNE DAOUT ;incude this for continuous output
BEG DAOUT ;incude this for continuous output

You will recall that the QUCICK/I/O software distinguishes between digital (bitwise) I/O and parallel (byterwise) I/O. At the hardware level, there is no difference between digital and parallel I/O. The ADALAB parallel I/O is implemented as part of the user 6522 chip, which is totally modifiable to your desires. Since there are no parallel I/O buffers on the ADALAB card, each of the 16 parallel I/O bits may be selected for either input or output. Table IV lists the addresses that control each function of the user 6522 chip. In the data direction register each function of the user 6522 chip, each bit that is on (1) is selected for output, while each bit that is off (0) is selected for input. Normally, port B is used for output because it has greater current drive capability than port A. When timer 2 is used as a frequency generator, bit 7 of port B must be selected for output. When timer 3 is used as a pulse counter, bit 6 of port B must be selected for input.

Four handshaking lines are available to facilitate and synchronize communications between devices. The CA1 and CB1 lines may be set up to recognize either positive or negative input transitions and each can set a bit in the interrupt register when such a transition occurs. If the interrupt register when such a transition occurs, a transition on CA1 or CB1 will generate a latch of the input or output data if the input is set up to recognize either positive or negative lines. Lines may be set up to recognize either positive or negative transitions and each can set a bit in the interrupt register when such a transition occurs. If the interrupt register when such a transition occurs, a transition on CA1 or CB1 will generate an interrupt. In addition, transitions on CA1 or CB1 will cause latching of the input or output data if the input is set up to recognize either positive or negative lines. Auxiliary Control Register is set up appropriately.

Handshaking lines CA2 and CB2 have the same input capabilities as lines CA1 and CB1, but they also can output signals in four different modes. In mode 1, CA2 and CB2 will change state when data is read from or written into port A or port B, respectively. Their state reverses again when an active transition occurs on CA1 or CB1, respectively. This is exactly what we need for automatic handshaking. In mode 2, a short pulse from or written to port A or port B. In mode 3, CA2 and CB2 are (one microsecond) is sent out on CA2 or CB2 when data is read from or written to port A or port B. In mode 4, CA2 and CB2 are held low, whereas these outputs are held high in mode 4.

Integrated Circuite: MOS Technology 6522 Versatile Interface Adapter

16 bidirectional lines (usually used as 8 bits in and 8 bits out)

Digital I/O Specifications

Theory of Operation

DIGITAL (PARALLEL) INPUT AND OUTPUT

The direction of data flow is controlled by writing a one (1) for each output bit or a zero (0) for each input bit into address BASB2+2 (port B) or address BASB2+3 (port A). After setting up the data direction, you can read or write data to address BASB2 (port B) or BASB2+1 (port A). In general, you can read or write to a parallel port, regardless of whether it is selected for input or output. If you read a bit selected for output, you will obtain the last value stored for that bit. If you write to a bit selected for input, it will have no effect. Ports A and/or B by setting the proper bits in the auxiliary latch register enable latching of data for ports A and/or B until it is needed. This feature allows ADLAB transmission on CBL or CBL will cause the current data to be controlled register. When latching is selected, a handshaking control register is selected for the proper bits in the auxiliary latch register. You may enable latching of data for ports A and/or B by selecting the proper bits in the auxiliary latch register until it is needed.

If QICCI/O fails to meet your requirements, this part of the manual will tell you how to program the digital I/O using assembly language. The assembler language approach is necessary if you want to use some combination other than 8 bits in on Port A and 8 bits out on Port B.

Digital I/O Programming Considerations

* See also the Veratile Interface Adapter Data Sheets

Output Characteristics:
High Voltage: 2.4V minimum
Low Voltage: -0.3V to +0.4V
Current: -1.0 to -1.0 milliamperes (PA0-PA7, CA2)
-3.0 to -5.0 milliamperes (PB0-PB7, CB1, CB2)
High Voltage: 2.4V maximum
Low Voltage: 0.4V maximum
Current: 1.6 milliamperes
Leakage Current: 1.0-1.0 microamperes
Capacitance: 10 pF

Input Characteristics:
High Voltage: 2.4V to 5.0V
Low Voltage: -0.3V to +0.4V
Current: -1.0 to -1.0 milliamperes
Leakage Current: +1.0 to +2.5 milliamperes
Off-state Current: +2.0 to +10 microamperes
Capacitance: 10 pF

Interrupt register and interrupt enable register for each handshake signal.

A handshaking signal accommodates positive or negative logic

Latching capability on input or output

OUTWAIT	LDA BASE2+\$0D	:read interrupt flag register
LDX #\$00	SET UP Counter	

Now, everything is initialized. Let's make a dry run to see how the handshaking works. First, we write data to Port B. This makes CB2 go low and, since CB2 is connected to CA1, CA1 also goes low. Because CA1 is low, CA2 goes high and the CA1 interrupt flag is set. This ensures that the input program will know that data is ready. Next, the input program reads the data, which causes CA2 to go low again. Since CA2 is connected to CB1, which causes CB1 to go high, which in turn sets the CBI interrupt flag. This tells the output program that the last data was received and so, it is time to send new data. The following program could be used to output a group of 10 data points stored at address DATA00:

STA BASE2+\$0C	:Peripheral Control Register
LDA #\$88	:Handshake on Ports A and B
STA BASE2+\$0B	:Save auxiliary control register
ORA #\$01	:Enable port A latch
AND #\$FC	:Preserve bits 2 to 7
LDA BASE2+\$0B	:Read auxiliary control register
STA BASE2+\$02	:Port B data direction
LDA #\$FF	:Port A data direction
STA BASE2+\$03	

For example, let us set up Port A as an input and Port B as an output, with both ports using the handshake mode of operation. We will assume that the Port B data lines are connected directly to the Port A input data lines and that CA1 is connected to CB2, while CB1 is connected to CA2. In other words, this is exactly the way the self-test adapter is connected; it is also the way most instruments operate when using digital I/O.

Most instruments operate CA1+CA2 or CB1+CB2 handshaking pairs. Particularity convenient to use, because they coordinate the modes) or pulse outputs. The handshake mode and pulse mode are chosen of constant voltage level outputs (handshake of manual clearing the interrupt flag. In the output modes, you have a positive or negative transitions, as well as two different ways of clearing the interrupt flag. They can be used as either inputs or outputs. In the input modes, you have a choice of either and CB2 are more versatile; they can be used as either inputs or or negative transitions produced by your external equipment. CA2 CB1 are always input lines, capable of detecting either positive or negative transitions for selecting Port B. CA1 and Port A, while the high order 4 bits permit to Port B. CA1 and digital I/O. The low order 4 bits control the handshaking for important for selecting the type of handshaking to be used for latch. It is not enabled, the values read from a port will reflect to capture momentary data on cue from some external device. If the capturing is

The Peripheral Control Register (see Table VI) is very important for selecting the type of handshaking to be used for latching. It is not enabled, the values read from a port will reflect to capture momentary data on cue from some external device. If the capturing is

SETUP	LDA #\$00	;initialise pointer
	STA PONTER	;disable interrupts during setup
	LDA #<INTCAL	;low byte service address
	STA \$03FE	;IRQ jump vector low byte
	LDA #>INTCAL	;high byte of IRQ jump vector
	STA \$03FF	;high byte service address
	LDA #\$00	;service address
	STA #<INTCAL	;low byte service address
	LDA #\$00	;high byte of IRQ jump vector
	STA \$03FF	;high byte service address
	LDA #>INTCAL	;low byte service address
	STA \$03FE	;high byte of IRQ jump vector
	LDA #\$00	;enable interrupt
	STA PONTER	;enable interrupt
	LDA #\$82	;enable interrupt register
	STA BASE2+\$0E	;enable interrupt enable register
	CLI	RTS

To disable interrupts, store \$02 in the same place. The following simple interrupt routine inputs a byte of data when a CAL interrupt occurs:

To input 16 values and store them at address DATAIN, this program could be used:

LDA DATAYOUT,X	get data from memory	BASE2 STA	output to Port B	increment Counter	10 values done?	\$0A CX	loop if not	OUTWAIT BMI
----------------	----------------------	-----------	------------------	-------------------	-----------------	---------	-------------	-------------

The current capability of the digital I/O ports is quite limited; they will source or sink only one TTL load. Also, input and output voltages must always be within the range of 0 to 5 volts. If your input or output requirements are different from these conditions, you will need to purchase or build a signal conditioner adapter to bring your signals within these specifications. If you need assistance with this, please call or write Interactive Microware, Inc. for a quote to your specific applications.

Port A and Port B have individual sockets on the APPLAB interface card, as indicated in Fig. 1. The pin assignments are detailed in Table I. Pin 1 on the board is on the top right side of each socket, and the cable should be plugged into the socket with the arrow closest to pin 1.

Digital I/O Connections and Interfacing

INTCAL	TXA	:save x register	:on stack	:recover pointer in X	LDA BASE2+\$01	;read input data	;store in memory	;increment pointer	INX	STA DATAIN,X	PLA	STX PINTER	:unstack X	TAX	LDA \$45	:recover A at time of interrupt	:return from interrupt	RTI
--------	-----	------------------	-----------	-----------------------	----------------	------------------	------------------	--------------------	-----	--------------	-----	------------	------------	-----	----------	---------------------------------	------------------------	-----

In QUCIKI/O, the 50 millisecond interrupts from Timer 0 are caused to update the hours, minutes, seconds and milliseconds. If the seconds count is also updated, the display at the upper right of the screen is updated. The program checks to see whether the "software time" (as displayed on the screen) is the same as the "hardware time" (as measured by the counter in timer 1). If not, the software time is updated at a very fast pace until it catches up with the hardware time. The software hardware timer 1 runs constantly, but the time will fail behind when interrupts are disabled by pressing and the software is able to detect when interrupts have been disabled and the software time can be corrected when interrupts are enabled.

ADALAB's real-time clock is implemented partly in hardware (the dedicated 6522 timers) and partly in software (the timer subroutines in QUCIKI/O). Let us briefly consider how this ADALAB's real-time clock is implemented partly in hardware (the dedicated 6522 timers) and partly in software (the timer subroutines in QUCIKI/O). If you have more than one ADALAB card, Timers 4, 8 and 12 are identical to Timer 0, and so on.

Timers 1 and 3 here correspond to Timer 2 in the VIA description. Timers 1 and 3 are set to \$C7B8 (51,134 decimal), and the preset count for timer 0 is set to \$E6 (See Table V). This mode controls oscillator mode is set to \$E6 (See Table V). This mode makes timer 0 operate in the free-running mode, generating continuous interrupts at 50 milliseconds and inverting the state of bit 7 of Port B (PB7) at the same rate. The real-time clock is very accurate because timer 0 is driven by the quartz crystal oscillator (1.023 MHz) in the APPLB computer.

Timer 1 is set up to count pulses on bit 6 of Port B (PB6). Because PB7 is connected to Port B (PB6), the value in timer 1 counts down at the rate of 10 counts per second. Since timer 1 counts down 65,535 counts. At 10 counts per second, a maximum time interval of 6553.5 seconds or 1.82 hours is possible before timer 1 fails.

Finishes counting and wraps around from -32767 back to 32767. The hardware timer 1 runs constantly, but the time will fail behind when interrupts are disabled and the software time can be corrected when interrupts are enabled.

The real-time clock in QUCIKI/O. If you have more than one ADALAB card, Timers 4, 8 and 12 are identical to Timer 0, and so on. Timers 1 and 3 here correspond to Timer 2 in the VIA description. Timers 1 and 3 are set to \$C7B8 (51,134 decimal), and the preset count for timer 0 is set to \$E6 (See Table V). This mode controls oscillator mode is set to \$E6 (See Table V). This mode makes timer 0 operate in the free-running mode, generating continuous interrupts at 50 milliseconds and inverting the state of bit 7 of Port B (PB7) at the same rate. The real-time clock is very accurate because timer 0 is driven by the quartz crystal oscillator (1.023 MHz) in the APPLB computer.

Timer 1 is set to \$C7B8 (51,134 decimal), and the auxiliary wave generator. During initialization of QUCIKI/O, the preset count for works. During initialization of QUCIKI/O, the preset count for subroutines in QUCIKI/O. Let us briefly consider how this general-purpose timer. The two 16 bit timers located on the user 6522 chip (timers 2 and 3) are completely available for use as a pulse generator, pulse counter, shift register or square wave generator. Please note that in the following descriptions, the timer 6 is set to \$E6 (See Table V). That is, Timers 6 and 2 correspond to timer 1 in the VIA description sheets, whereas Timers 1 and 3 here correspond to timer 2 in the VIA description. Also, if you have more than one ADALAB card, Timers 4, 8 and 12 are identical to Timer 0, and so on.

The ADALAB interface card includes four 16 bit timers; two on each of the 6522 Verbatim interface Adapters chips. The two timers on the dedicated 6522 chip (timers 6 and 1) are ranged together to form a 32 bit timer that is used as the real time clock in QUCIKI/O. If you have more than one ADALAB card, Timers 4, 8 and 12 are identical to Timer 0, and so on. Timers 1 and 3 here correspond to Timer 2 in the VIA description. Timers 1 and 3 are set to \$C7B8 (51,134 decimal), and the preset count for timer 0 is set to \$E6 (See Table V). This mode controls oscillator mode is set to \$E6 (See Table V). This mode makes timer 0 operate in the free-running mode, generating continuous interrupts at 50 milliseconds and inverting the state of bit 7 of Port B (PB7) at the same rate. The real-time clock is very accurate because timer 0 is driven by the quartz crystal oscillator (1.023 MHz) in the APPLB computer.

The Theory of Operation

The Real-Time Clock and Counter/Timers

The user 6522 chip also has an 8-bit shift register that can input or output serial information. The various modes of this shift register are listed in Table V. The serial data is input or output on handshake line CB2, whereas the shift timing pulses are input or output on handshake line CB1. There are three possible sources of timing pulses: timer 2, the processor clock (1.023MHz) or an external clock supplied by your instrument. The shifting operation is initiated by reading from or writing to the shift register. When shifting out, bit 7 is the first bit written and each successive bit is recirculated back into bit 0. When shifting in, bits initially enter bit 0 and they are shifted towards bit 7. After 8 bits of data have been shifted in or out of the shift register, the interrupt flag is set and an IRQ is generated if the correct timing interrupt bit is enabled.

Timer 3 may be used as a very precise interval timer. After an initial count is written to Timer 3, the count is decremented at the processor clock rate (1.023MHz) and when the count reaches 0, the interrupt flag is set. If interrupts are enabled, an IRQ decrements, so it is possible to determine how long it has been since the interrupt flag was set. In the second mode of Timer 3, it counts pulses on bit 6 of Port B. You will recall that we used this feature to create a 32 bit timer on the user 6522 by connecting bits 6 and 7 of Port B together. However, you could use this timer mode to count pulses coming from any external source. When the count reaches zero, the interrupt flag is set and, if the interrupt enable bit is also set, an IRQ interrupt will result. Timers 2 and 3 could be used together as a frequency counter! Timer 2 could be used to count the time while Timer 3 is used to count a specified number of pulses coming from some external source. To use the frequency counter, read the time from Timer 2 and store a preset count in Timer 3. When an interrupt occurs for Timer 3, read the time from Timer 2 again and calculate the frequency from the ratio of the two times.

RESENT or by executing a **SEI** instruction. In addition, intercepts are temporarily disabled whenever the disk is reading or writing information.

The QUCICKI/O software provides the most convenient way to use the real time Clock and Counter/timer. However, there are some applications that require non-standard use of these features. For example, You might want a real-time clock that ticks faster or slower than 20 ticks per second or you might want to use the shift register as a serial I/O port. This section of the manual describes that real time counter/timers. There are several reasons that require non-standard use of these features.

Real Time Clock and Counter/timer Programming Considerations

Load or drive)

Signal Characteristics: TTL compatible signals (one TTL

all functions.

Interrupt Control: Interrupt flag and interrupt enable on

processor clock or an external clock.

Timing pulses supplied by timers 1 or 3, the 1.023MHz

shift register: Inputs or outputs 8-bit serial data with

shift register rate generator

pulses on PB6

* frequency counter that counts a predetermined number of

* one-shot interval timer

timers 1 and 3: 16 bit countdown timers can be used as:

output on PB7

* continuous frequency generator with optional square wave

* one-shot interval timers with pulse output on PB7

timers 6 and 2: 16 bit countdown timers can be used as:

for user configuration.

User 6522 has all functions of timers 2 and 3 available

for use as a real-time clock.

Dedicated 6522 has bits 6 and 7 of Port B connected to allow

Integrated Circuits: Two MOS Technology 6522 versatile

interface adapters

Real Time Clock and Counter/timer Specifications

simple square wave.

complex repeating waveforms that are much more interesting than a

out at the timer 2 rate. This feature could be used to generate

the free-running output mode, the data are continuously shifted

free-running mode, the shift register modes except the

set (see Table VII). In all shift register modes after 8 bits. In

The following routine will interrupt the timer if interrupt is enabled and count time in hours (HOURS), minutes (MINS), seconds (SECS) and 26 milliseconds (UNITS):

SETUP	LDA #\\$8F	:Bits 0-3 and 7 for output, 4-6 for input
	STA BASE1+\$02	:Port B Data Direction Register
	LDA #\$BE	:50 milliseconds low byte
	STA BASE1+\$04	:Timer 0 low byte latch
	LDA #\\$C7	:50 milliseconds high byte
	STA BASE1+\$05	:Timer 0 free-runing, timer 1 counts pulses
	LDA #\$E0	:Auxiliary Control Register
	STA BASE1+\$0B	:Disable interrupts
	LDA #<TIMINT	:Low address of timer interrupt routine
	STA \$03FE	:IRQ jump vector low byte
	LDA #>TIMINT	:High address of interrupt routine
	STA \$03FF	:IRQ jump vector high byte
	LDA #\\$C0	:enable timer 0 interrupts
	STA BASE1+\$0E	:Interrupt enable register
	RTS	

Timers 0 and 1 can be used as a 32-bit timer because bits 6 and 7 of Port B are connected together. This code will initialize timer 0 to interrupt 26 times per second and timer 1 will count down at 10 counts per second:

Tables III and IV list the addressses used for access to and control of the dedicated 6522 and the user 6522. Table V explains the function of each bit in the auxiliary control registers and Table VII contains information about the interrupt registers and the interrupt enable register. Additional information about the 6522 chip will be found in the VIA description section. Now, if all of this seems a bit complicated, you have come to the right conclusion. The 6522 chip has so many features and capabilities that we have to put up with this complexity in order to gain the versatility of its functions.

The manual provides detailed information about assembly language programming of the various locks and timers included with ADALAB.

All of the signals connected with timers 2 and 3 on the user I/O are available on the two 16 pin DIP sockets used for digital I/O (see Table I-1). Timers 0 and 1 on the dedicated 6522 chip are not as versatile, because their handshake signals are not exterrnally available. Moreover, bits 6 and 7 of port B on the

Connections and Interfacing

Real-Time Clock and Counter/Timer

This method could be used to produce musical tones. The pitch of the tone would be controlled by the rate of timer 3, while the timbre (tone color) would be controlled by the pattern in the shifter register. The output on handshake line CB2 could be attenuated to a 0-1 volt range and played on a speaker coupled through an audio amplifier.

LDA #\$10	FREE-tunning shift register mode	STA BASE2+\$0B	Auxiliary Control Register	!low byte of timer 3 rate	LDA RATELO	RATEHI	high byte of timer 3 rate	STA BASE2+\$08	LDA	STA BASE2+\$09	LDA PATTERN	shift register bit pattern	!start shifting	STA BASE2+\$0A
-----------	----------------------------------	----------------	----------------------------	---------------------------	------------	--------	---------------------------	----------------	-----	----------------	-------------	----------------------------	-----------------	----------------

As an example of using the shift register, we will set up the shift register on the user 6522 to continuously output a bit pattern at a rate governed by timer 3:

dedicated 6522 chip are internally connected, and handshake lines CA2 and CB2 are committed for other purposes.

Bear in mind that current and voltage capabilities of the 6522 chip are quite limited. No input should be outside the range of 0 to 5 volts and output current is limited to one TTL load.

- (2) The Port B 16-pin DIP socket is in the upper left corner, looking at the component side of the ADALAB interface card. The Port A socket is to the right of the Port B socket. Pin 1 is in the upper right corner of each socket.

Pin #	Port A	Port B
1	Bit 0	Bit 0
2	Bit 1	Bit 1
3	Bit 2	Bit 2
4	Bit 3	Bit 3
5	Bit 4	Bit 4
6	Bit 5	Bit 5
7	Bit 6	Bit 6
8	GND	GND
9	CAB2	CAB1
10	CAB1	+5V
11,12	+5V	

DIGITAL INPUT/OUTPUT (2)

- (1) The Analog I/O 16-pin DIP socket is in the upper right corner of the ADALAB interface card. Pin 1 is in the upper right corner of the socket.

Pin #	Signal Description	SEL-TEST-Adapter
1-9	Digital Ground	
10	A/D high input	A/D to AD+
11	Analog Ground	
12	A/D low input	DA to AD+
13	D/A high output	
14	-12 Volts out, max. current 50mA	
15	+12 Volts out, max. current 50mA	
16	Digital Ground	

ANALOG INPUT/OUTPUT (1)

Table I: Cable and SEL-TEST Adapter Connections

Binary	Hexadecimal	Voltage	A/D CONVERTER
1110111111111111	\$EFFF	A/D Full Scale Positive	
1111000000000000	\$EE00	A/D Zero Volts	
1100000000000001	\$C001	A/D -1 Least Sign. Bit	
1100011111111111	\$CFFF	A/D Full Scale Negative	
0000000000000000	\$0000	D/A Full Scale Positive	D/A CONVERTER
0000001111111111	\$07FF	D/A Zero Volts	
0000010000000000	\$0800	D/A -1 Least Sign. Bit	
0000111111111111	\$0FFF	D/A Full Scale Negative	

Table II: A/D and D/A Converter Digital Codes

- (1) The initialized values referred to in this table are the result of BRUNting QUCIKI/O.
- (2) BASE1=\$C000+N+100, where N is the slot number.
- (3) Timers 6 and 1 here correspond to timers 1 and 2, respectively, in the VIA data sheets.

Address (2)	Function
BASE1+0	High byte of D/A digital value; triggers A/D converter on write
BASE1+1	Low byte of D/A digital value; triggers latching of D/A direction register B; initialized to \$0F
BASE1+2	Data direction register B; initialized to \$0F
BASE1+3	Data directioon register A; initialized to \$FF
BASE1+4	Timer 0 Low Byte data
BASE1+5	Timer 0 High Byte data
BASE1+6	Timer 0 Low Byte latched preset value
BASE1+7	Timer 0 High Byte latched preset value; initialized to \$BB
BASE1+8	Timer 1 Low Byte (3)
BASE1+9	Shift Register (unused)
BASE1+A	Auxiliary Control Register; initialized to \$E0
BASE1+B	Perepheral Control Register; initialized to \$8A
BASE1+C	Interrupt Flag Register; initialized to \$80
BASE1+D	Peripherals Control Register; initialized to \$80
BASE1+E	Interrupt Enable Register
BASE1+F	Low byte of D/A digital value; doesn't trigger high byte latch

Table III: Dedicated 6522 Addresses and Functions (1)

- (1) The initialized values referred to in this table are the result of running QUCICK/O.
- (2) BASE2=\$C030+N*\$100, where N is the slot number.
- (3) Timers 2 and 3 here correspond to timers 1 and 2, respectively, in the VIA data sheets.

Address (2)	Function	Port B (Output) Data Register Port A (Input) Data Register Port B Data Direction Register; initialized to \$FF Port A Data Direction Register; initialized to \$00 Timer 2 Low Byte data Timer 2 High Byte Timer 3 Low Byte Latched preset value Timer 3 High Byte Shift register Auxiliary Control Register; initialized to \$01 Auxiliary Control Register initialized to \$88 BASE2+C BASE2+D BASE2+E BASE2+F Registers Port A Data Register--no effect on Interrupt Enable Register Flag Register Control Register initialized to \$01 Control Register initialized to \$88 handshake
BASE2+0		
BASE2+1		
BASE2+2		
BASE2+3		
BASE2+4		
BASE2+5		
BASE2+6		
BASE2+7		
BASE2+8		
BASE2+9		
BASE2+A		
BASE2+B		
BASE2+C		
BASE2+D		
BASE2+E		
BASE2+F		

Table IV: User 6522 Addresses and Functions (1)

Bit	State	Result
0	0	Port A latch is disabled is set Port A latches data when CA1 interrupt flag
1	0	Port B latch is disabled is set Port B latches data when CB1 interrupt flag
4,3,2	0,0,1	Shift register is disabled is set Shift in under control of timer 2
4,3,2	0,1,0	Shift in under control of processor clock is set Shift in under control of timer 2
4,3,2	1,0,0	Free-running output at rate of timer 2 is set Shift out under control of external clock
4,3,2	1,0,1	Shift out under control of timer 2 is set Shift out under control of processor clock
4,3,2	1,1,0	Shift out under control of processor clock is set Shift out under control of external clock
5	0	Timer 3 acts as a one-shot interval timer Timer 3 counts pulses on PB6
7,6	0,0	Timer 2 generates a single interrupt after countdown to 0
7,6	0,1	Timer 2 generates continuous interrupts at free-running rate
7,6	1,0	Timer 2 singe interrupt mode; also outputs a pulse on PB7
7,6	1,1	Timer 2 free running mode; also outputs a square wave on PB7.

*Timers 2 and 3 here correspond to timers 1 and 2 in the VIA data sheets.

Table V: User 6522 Auxiliary Control Register (BASE2+\$0B)

Table VI: User 6522 Peripheral Control Register (BASE2+\$0C)

*Timers 2 and 3 here correspond to timers 1 and 2 in the VIA description sheets.

Bit	Enable	Action
INTERRUPT ENABLE REGISTER (BASE2+\$0E)		
0	Active transition on CA2	Read or write Port A
1	Active transition on CA1	Read or write Port A
2	Complete transition of 8 shifts	Read or write shift register
3	Active transition on CB2	Read or write Port B
4	Active transition on CB1	Read or write Port B
5	Time-out of Timer 3*	Read low byte or write high byte
6	Time-out of Timer 2*	Read low byte or write high byte
7	Any of bits 0-6 set	Clear bit in flag register and enabled

INTERRUPT FLAG REGISTER (BASE2+\$0D)

Bit	Set By	Cleared By
INTERRUPT FLAG REGISTER (BASE2+\$0D)		
0	Active transition on CA2	Read or write Port A
1	Active transition on CA1	Read or write Port A
2	Active transition on CB2	Read or write Port B
3	Active transition on CB1	Read or write Port B
4	Time-out of Timer 3*	Read low byte or write high byte
5	Time-out of Timer 2*	Read low byte or write high byte
6	Any of bits 0-6 set	Clear bit in flag register and enabled
7	Any of bits 0-6 set	Clear bit in flag register and enabled

TABLE VII: User 6522 Interrupt Control

FIGURE 2: Circuit Diagram for a 4-bit Digital to Analog Converter. For more details and a circuit analysis, refer to H. V. Malmsadt and C. G. Enke, Digital Electronics for Scientists (W. A. Benjamin, Inc., New York, 1969), pp. 333-335.






FIGURE 1: Diagram of the ADALAB Interface Card, Connection SOCKETS, Jumper Selection Options and Potentiometer Adjustment





BLOCK DIAGRAM

MCS6522

PIN CONFIGURATION

The MCS6522 Versatile Interface Adapter (VIA) provides all of the capability of the MCS6520 Peripheral Adapter. In addition, it offers a pair of powerful interval timers, a serial-to-parallel/parallel-to-serial shift register and input data latching on the peripheral ports. Expanded handshaking capability over that of the MCS6520 allows bidirectional data transfers between VLSIs in a multiple processor system.

Control of peripheral devices is handled primarily through two 8-bit bidirectional ports. Each line in these ports can be programmed to act as either an input or an output. Several peripheral I/O lines can also be controlled directly from the MCS6522's internal timer, permitting the generation of programmable-frequency square waves and for counting pulses generated externally. Internal registers are organized into an interrupt flag register, an interrupt enable register and a pair of function control registers. This permits easy control of the many features of the device.

DESCRIPTION

- Complete Systolic Transfers
- Fully TTL Compatible Peripheral Control Lines
- CMOS Compatibile Peripheral Control Lines
- 8-bit Bidirectional Data/Control Transfer
- 2 Powerful Interval Timers
- Independent Interrupt Control
- Fully Automatic Handshake
- Input Data Latching on Peripheral Ports
- Shift Register for Serial/Parallel and Parallel/Serial Transfers

MCS6522

Versatile Interface Adapter (VIA)



Peripheral A Control Lines (CA1, CA2). The two peripheral A control lines act as interrupt inputs or as handshake outputs. Each line controls an internal interrupt flag with a corresponding interrupt enable bit. In addition, CA1 controls the latching of data on Port multiplex lines. CA1 controls the standard TTL load in the input mode. CA2 will drive one standard TTL load in the output mode.

Peripheral A Port (PA0 - PA7). The Peripheral A port consists of 8 lines which can be individually programmed to act as input or output under control of a Data Direction Register. The polarity of output pins is controlled by an Output Register. The polarity of output pins is controlled by an internal register under control of the CA1 line. All of these modes of operation are controlled by the system processor through the internal control registers. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode.

PERIPHERAL INTERFACE This section contains a brief description of the buses and control lines used to drive peripheral devices under control of the MCS6522

Interrupt Request (IRQ). The internal interrupt request output goes low whenever an internal interrupt flag is set and the source responding to the interrupt enables bit is a logic 1. This output is open drain to allow the interrupt request signal to be wire-Or'd with other equivalent signals in the system.

Reset (RST): The Reset input deasserts all internal registers except T₁, T₂, and SR. To logic 0. This places all peripheral interface lines in the input state, disables the timers, shifts register, and asserts the interrupt from the chip.

data bus (DB0 - DB7), the 8-bit bidirectional data bus interface used to transfer data between the MC68522 and the system processor. The internal drivers will remain in the high-impedance state except when the chip is selected (CS1 = 1, CS2 = 0). Read/Write is high and the Phase Two clock is high. At this time, the contents of the selected register are placed on the data bus. When the chip is selected, with Read/Write low and $\Phi_2 = 1$, the data on the data bus will be transferred into the selected MC68522.

The direction of data transfers between the MCS6522 and the system processor is controlled by the R/W line. If R/W is low, data will be transferred out of the processor (write operation), if R/W is high and the chip is selected, data will be transferred into the selected MCS6522 to effect a register (write operation). The data bus (read operation).

Table I. Register Select Line Definitions

Register Select Lines (RS0, RS1, RS2, RS3). The four Regis-
ter Select lines normally connect to the chip select inputs
of the memory chips. The two address lines are normally
connected to processor address lines (CS1, CS2). The two
chip select lines (CS1, CS2) are normally connected to the
processor address register MC6522Z. The selected memory
register will be accessed when CS1 is high and CS2 is low.

Phase Two Clock (ϕ_2). Data transisters between the MC68522 and the system processor take place only while the Phase Two Clock is high. In addition, ϕ_2 acts as the time base for the various timers and shift registers on the chip.

INTERFACE TO THE PROCESSOR

White Handshake. The sequence of operations which allows handshaking data from the system processor to a peripheral device is very similar to that described for Read Handshaking. However, for Write handshaking, the processor must generate the Data Ready signal through the MC6522. The Data Taken signal is generated by the peripheral device, setting the Data Ready flag and clearing the general device set bit. This sequence is shown in Figure 2.

In the MCS6522, automatic 'Read' handshaking is possible on the Peripheral A port only. The CA1 interrupt input pin accepts the 'Data Ready' signal generated by the CA2 generates the 'Data Taken' signal. The Data Ready signal will set an internal flag which may either interrupt the processor or be polled by software. The Data Taken signal can be either a pulse or a DC level which is set low by the system processor and cleared by the Data Ready signal. These options are shown in Figure 1 which illustrates the normal Read handshaking sequence.

Read Handshake. Positive control of data transfers from peripheral devices into the system processor can be accomplished using Read handshake. In this case, the peripheral device must generate "Data Ready" to signal the processor that valid data is present on the peripheral port. This signal normally interrupts the processor, which then reads the data, causing generation of a "Data Taken" signal. The peripheral device responds by making new data available. This process continues until the data transfer is complete.

The MCS6522 allows positive control of data transfers between the system processor and peripheral devices through the operation of handshake lines (C01, C02) and a write operation while the Port B lines (C01, C02) handshake on a write operation only.

The I/O register operates in a similar manner. However, for output pins, the corresponding I/O bit will reflect the contents of the Output Register bit instead of the actual pin. This allows proper data to be read into the processor if the output pin is not allowed to go to full voltage. With input latching enabled on Port B, setting CB1 interrupt flag will cause the interrupt flag to clear until this combination of input data is cleared.

Inherent drift of the PA pins. With input matching enabled, IRA will reflect the constraints of the Port A prior to setting the CA1 output by an active transition on CA1.

Port A Registers, Port B Registers Three registers are used in accessing each of the 8-bit peripheral ports. Each port has a Data Direction Register (DDR), for specifying whether the peripheral pins are to act as inputs or outputs. A 1 in a bit of the Data DDR port, specifies the corresponding peripheral pin to act as an input. A 0 causes the pin to act as an output. Direct I/O port causes the corresponding peripheral pin to act as an input. A 1 causes the pin to act as an output. Each peripheral pin is also controlled by a bit in the Output Register (ORA, ORB) and an Input Register (IRA, IRB). When the pin is programmed to act as an output, the voltage on the pin is controlled by the corresponding bit of the Out-put Register. A 1 in the Output Register causes the pin to go high, and a 0 causes the pin to go low.

OPERATION

Peripheral B Control Lines (CB1, CB2). The Peripheral B control lines act as interrupt inputs or as handshaking outputs. As with CA1 and CA2, each line controls an interrupt flage with a corresponding interrupt enable bit. In addition, these lines act as a serial port under control of the Shift Register. These lines represent one standard TTL load in the input mode, and will drive one standard TTL load in the output mode.

Reinforcement Port (P80 - P7): The Reinforcement Port consists of 8 bi-directional lines controlled by an output register and a Data Direction Register in much the same manner as the PA port. In addition, the polarity of the PB7 output signal can be controlled by one of the interval timers while the second timer can be programmed to count pulses on the PB6 pin. These lines represent one standard TTL load in the input mode.

Writing T1. Operations which take place when writing to each of the four T1 addresses are shown in Table 2.

Writing T1. Each of these modes is discussed separately below.

times-out'. Each of the output signals on a peripheral pin can be inverted to determine, in addition, the timer can be decremented to transfer further interrupts, or automatically transfer the contents of the latches into the counter and continue to any further decrements at system clock rate. Upon reaching zero, an interrupt flag will be set, and RDQ will go low. The timer will then disable any further decrements at the counter. After loading, the counter will be loaded into high order latch. Write into low order latch. Transfer low order latch into low order counter. Write into high order latch. Write high order latch. Reset T1 interrupt flag.

RS3	RS2	RS1	RS0	Operation (R/W = L)
L	H	H	H	Write high order latch.
L	H	H	L	Write low order latch.
L	H	L	L	Transfer T1 interrupt flag.
L	H	L	H	Write into high order latch.
L	H	L	L	Write into low order latch.
L	H	L	H	Write into high order latch.
L	H	L	L	Write into low order latch.
L	H	H	H	Reset T1 interrupt flag.

Table 2. Writing to T1 Register

Timer 1 (T1)





Figure 1.



All intervals timers in the MC9S650 family devices are re-triggerable. Rewriting the counter will always re-initialize the time-out period. In fact, the time-out can be prevented completely if the processor continues to rewrite the timer before it reaches zero. Timer 1 will operate in this manner however, by loading the latches only, the processor can access the timer during each down-counting operation without affecting the time-out process. Instead, the data loaded into the latches will determine the length of the next time-out period.

In the free-runnung mode ($ACR6 = 1$), the interrupt flag is set and the signal on $PB7$ is inverted each time the counter reaches zero. However, instead of continuing to decrement from zero after a time-out the timer automatically transfers the contents of the latch into the counter (16 bits) and continues to decrement from the timer value until the counter reaches zero. This is necessary to rewrite the timer to enable setting the write-back directly into the flag as described below. However, the cleared by writing TCH , by reading TCL , or by writing directly into the flag as described below.

Free-Running Mode. The most important advantages associated with the latches in T1 are the ability to produce a continuous series of evenly spaced interrupts and the ability to produce a square wave on PB7 whose frequency is not affected by variations in the processor interrupt response time. This is accomplished in the "free-running mode.

NOTE
PB7 will act as an output if $DDR87 = 1$ or if $ACR7 = 1$.
However, if both DDR87 and ACR7 are logic 1, PB7 will be controlled from Timer 1 and ORB7 will have no effect.
PB7 will return high when timer 1 times out, the result is a single programmable width pulse.

One-shot mode. The timer output can be programmed to generate a single pulse or an interval timer. In the one-shot mode, the timer output is active for a specified time interval and then becomes inactive. In the interval timer mode, the timer output is active for a specified time interval and then becomes inactive. The timer output can be programmed to generate a single pulse or an interval timer. In the one-shot mode, the timer output is active for a specified time interval and then becomes inactive. In the interval timer mode, the timer output is active for a specified time interval and then becomes inactive.

Table 4. 11 Operating Modes

ACR7	Output Free-run/ Enable	ACR6 Mode	Generate a single time-out in- terrupt each time T1 is loaded. PB7 disabled.	0	1
			Generate continuous interrupt outputs. PB7 disabled.	1	0
			Generate a single interrupt and an output pulse on PB7 for each T1 load operation.	1	1
			Generate continuous interrupt outputs and a square wave out- put on PB7.	1	1

Figure 1 illustrates the operating modes. Two bits are provided in the Auxiliary Control Register to allow selection of the T1 operating mode. These bits and the four possible modes are shown in Table 4.

Page 3, Reading 11 Regents

RS3	RS2	RS1	RS0	Operation ($R/W = H$)	Read T1 low order counter.	Reset T1 interrupt flag.	Read T1 high order counter.	Read T1 high order latch.
1	H	1	1	Read T1 low order counter.	Reset T1 interrupt flag.	Read T1 high order counter.	Read T1 high order latch.	1
1	H	1	H	Read T1 high order counter.	Reset T1 interrupt flag.	Read T1 high order counter.	Read T1 high order latch.	1
1	H	H	1	Read T1 high order counter.	Reset T1 interrupt flag.	Read T1 high order counter.	Read T1 high order latch.	1
1	H	H	H	Read T1 high order counter.	Reset T1 interrupt flag.	Read T1 high order counter.	Read T1 high order latch.	1

Reading 11 Registers. For reading the timer 1 registers, the four addresses relate directly to the four registers as shown in Table 3.

The second set of addresses allows the processor to write into the latch register without affecting the count-down process. This is discussed in detail below.

Note that the processor does not write directly into the low order counter (T1C-L). Instead, this half of the counter is loaded automatically from the low order latch when the processor writes into the high order counter.

Controlling interrupts within the MCS6522 involves three principal operations. These are flagging the interrupts, enabling interrupts and signalling to the processor that an interrupt has occurred. To determine the source of an interrupt, the microprocessor must examine these flags in order from highest to lowest priority. This is accomplished by being serviced. To determine the source of an interrupt has been set until the chip or on inputs to the chip. These flags normally remain set until the interrupt has been serviced. To determine the source of an interrupt has been set until the chip or on inputs to the chip. These flags normally remain set until the interrupt has been serviced. To determine the source of an interrupt has been set until the chip or on inputs to the chip. These flags normally remain set until the interrupt has been serviced.

Table 7. SR Output Mode Selection

ACR4	ACR3	ACR2	Mode
1	0	0	Shift out - Free-running mode.
1	0	1	Shift out - Shift rate controlled by T_2 .
1	1	0	Shift out - Shift rate controlled by T_2 .
1	1	1	Shift pulses generated on C81.
1	1	0	Shift out at system clock rate.
1	1	1	Shift out under control of an external pulse. zw C81.

SR Output Modes. The four Shift Register/Output Modes are selected by setting the Input/Output Control Bit (AC[4]) to a logic 1 and then selecting the specific output mode with AC[3] and AC[2]. In each of these modes the shift register shifts data out of bit 7 to the C2B pin. At the same time the contents of bit 7 are shifted back into bit 0. As in the input modes, C1 is used either as an output to provide serial pulses out or as an input to allow shifting from an external pulse. The four modes are shown in Table 7.

Table 6. SR Input Mode Selection

ACR4	ACR3	ACR2	Mode	
0	0	0	Shift Register Disabled	
0	0	1	Shift in under control of Timer 2	
0	1	0	Shift in at System Clock Rate	
0	1	1	Shift in under control of Timer 1	
			External Input Pulses to CPU	

CCR Input Modes. Bit 4 of the Auxiliary Control Register selects the input or output modes. There are three input modes and four output modes, differing primarily in the source of the pulses which control the shifting operation. Which ACR4 = 0 the input modes are selected by ACR3 and ACR2 as shown in Table 6.

The Shift Register (SR) performs serial data transfers into and out of the C22 pin under control of an internal modulo-8 counter. Shift pulses can be applied to the C21 pin from an external source or, with the proper mode selection, shift pulses generated internally will appear on the C21 pin for controlling shifting in external devices. The C21 pin also controls the auxiliary control register bits which allow control of the various shift registers.

T2 Pulse-Counting Mode. In the pulse-counting mode, T2 serves primarily to count a predetermined number of negative-going pulses on PB6. This is accomplished by first loading a number into T2. Writing into T2-C-H dears the interrupt flag and allows the counter to decrement each time a pulse is applied to PB6. The interrupt flag will be set when T2 reaches zero. At this time the counter will continue to decrement with each pulse on PB6. However, it is necessary to rewrite T2-C-H to allow the interrupt flag to set on subsequent pulses on PB6. The pulse must be low on the leading edge of T2.

In the Single Timer Mode, as in Interval mode, 12 operations provide a single interrupt for each write T2C-H operation. After timing out, the write will continue to decrement. After timing out, the write will be decremented. However, setting of the interrupt flag will be disabled after initial time-out so that it will not be set by the counter until it reaches zero. The processor must rewrite T2C-H to enable setting of the interrupt flag. The interrupt flag is cleared by reading T2C-L or by writing T2C-H.

Table 5. T2 addressing

Timer 2 addressing is summarized in Table 5.

Timer 2 (T2) operates as an interval timer (in the one-shot mode only), or as a counter for negative pulses on the PB6 mode only), or as a counter for negative pulses on the PB6 portpin A. A single control bit is provided in the Auxdi-ary Control Register to select between these two modes.

ક્રમાંક ૦-૯ અંશ .૬ અપ્રેલ

bitwriting selected bits in the EIR is accomplished by writing to the same address with bit 7 in the data word set to a logic one. In this case, each 1 in Bits 6 through 0 will set the corresponding bit. For each zero, the corresponding bit will be unaffected. This individual control of the setting and clearing operations allows convenient control of interrupting systems during operation.

In addition to setting and clearing EIR bits, the processor can read the contents of this register by placing the proper address on the R/W line high. Bit 7 will be read as a logic 0.

Within the MC68522 is accomplished primarily through two registers, the Peripheral Control Register (PCR), and the Auxiliary Control Register (ACR). The PCR is used primarily to select the operating mode for the four peripheral pins. The Auxiliary Control Register selects the operating mode for the interval timers (T1, T2), and the Shift Register (SR).

Bit #	Set by	Cleared by
0	Active transition of the R reading or writing the C2A2 pin.	A Port Output Register (ORA) using address 0001.
1	Active transition of the R reading or writing the C2A1 pin.	A Port Output Register (ORA) using address 0001.
2	Completion of eight Shift Register.	R reading or writing the C2B pin.
3	Active transition of the R reading or writing the CB2 pin.	Signal on the C2B pin.
4	Active transition of the R reading or writing the CB1 pin.	Port Output Register signal on the CB1 pin.
5	Time-out of Timer 2.	Reading T2 low order counter.
6	Time-out of Timer 1.	Reading T1 low order counter.

Reading the flag register into the processor accumulator, shifting this register either right or left and then using conditional branch instructions to detect an active interrupt.

Associated with each interrupt flag is an enable bit. This bit can be set or cleared by the processor to enable or disable interrupting the processor from the interrupting device. If an interrupt flag is set, the processor will go low. IRQ is an open-collector output which can interrupt bit is set to 1, the interrupt Request Output (IRQ) enables condition, and the corresponding interrupt will go low.

In the MC68522, all the interrupt flags are contained in one register (see Table 3). In addition, bit 7 of this register will be read as a logic 1 when an interrupt occurs within the chip. This allows concurrent polling of several devices within a system to locate the source of an interrupt.

Inherent Register (IFR). The IFR is a read/bi-bit-clear register. When the proper chip select and register signals are applied to the chip, the contents of this register are placed on the data bus. Bit 7 indicates the status of the IFR output. This bit corresponds to the logic function: $RQ = IFR2 \times IER2 + IFR1 \times IER1 + IFR0 \times IER0$, where $X = \text{logical AND}$, $+ = \text{logical OR}$.

In IFR, there is a correspondence bit in the interrupt enable register (IER). For each interrupt range in RERegister, The system processor can set or clear selected bits in this register to facilitate controlling individual inputs without affecting others. This is accomplished by writing to address 1110 (ERR address). If Bit 7 of the data written to address 1110 through bus 0 during this write operation is 0, each 1 in Bits 6 through 0 clears the corresponding bit in the interrupt Enable Register. For each zero in bits 6 through 0, the corresponding bit is unaffected.

Figure 3. PC Organization

Function	CB1 Control	CB2 Control	CA1 Control	CA2 Control	CB1	CB2	3	4	5	6	7
8Bit #	0	1	2	3	4	5	6	7	8	9	10

PCR3	PCR2	PCR1	Mode	1. CA1 Control
0	0	0	Input mode. Set CA2 interrupt flag (IRQ) on a negative transition of the input signal applied to the CA1 interrupt input pin. If this bit is a logic 0, the CA1 interrupt flag will be set by a negative transition of the CA1 input signal. Clear IRQ on a read or write of the CA2 interrupt A register. Output Register.	The CA2 pin can be programmed to act as an interrupt input or as a peripheral control output. As an input, CA2 operates in two modes, differing primarily in the methods available for resetting the interrupt flag. Each of these two input modes can operate with either a positive or a negative edge. Each of these two operating modes is described above for CA1.
0	1	0	Input mode. Set CA2 interrupt flag on a positive transition of the CA2 input signal. Read or writing of the CA2 input signal does not clear the CA2 interrupt flag.	In the output mode, the CA2 pin combines the operations performed on the CA2 and CB2 pins of the MCS6520. This added flexibility allows the processor to perform a normal "write" handshake in a system which uses CA1 and CB2 operating modes are selected as shown in Table 10.
0	1	1	Independent interrupt input mode. Set CA2 interrupt flag on a positive transition of the CA2 input signal. Read or writing of the CA2 input signal. Clear the IRQ with a read or write of the CA2 interrupt register.	In the independent input mode, writing or reading the ORA register has no effect on the CA2 interrupt flag. This flag must be cleared by writing a logic 1 into the appropriate I/O port. This mode allows the processor to handle interrupts which are independent of any operations taking place on the peripheral I/O ports.
1	0	0	Handshake output mode. Set CA2 output mode. Set IRQD on a positive transition of the CA2 input signal. Read or writing of the CA2 input signal does not clear the CA2 interrupt flag.	3. CB1 Control
1	0	1	Pulse Output mode. CA2 goes low for one cycle following a read or write of the Peripheral A Out-put Register.	Control of the active transition of the CB1 input signal operates in exactly the same manner as that described above for CA1. If the Shift Register function has been enabled, CB1 will act as an input for output from the shift register clock signals. In this mode the CB1 interrupt flag will still respond to the selected transition of the signal on the CB1 pin.
1	1	0	Manual output mode. The CA2 output is held low in this mode.	
1	1	1	Manual output mode. The CA2 output is held high in this mode.	

Each of these functions is discussed in detail below.

Table 11. C22 Operating Mode Selection		
PCR7	PCR6	PCR5
0	0	Mode
0	0	Independent interrupt input mode. Set C22 interrupt flag transition of the C22 input signal. Clear PCR3 on a negative transition of the C22 input signal. Set C22 interrupt flag. Reading of writing PCR does not clear the C22 interrupt flag.
0	1	Input mode. Set C22 interrupt flag on a positive transition of the C22 input signal. Clear the C22 interrupt flag. Reading or writing PCR does not clear the C22 interrupt flag.
1	0	Independent interrupt input mode. Set PCR3 on a negative transition of the C22 input signal. Clear the C22 interrupt flag on a read or write of PCR. Input flag on a read or write of PCR.
1	1	Independent input mode. Set PCR3 on a positive transition of the C22 input signal. Clear the C22 interrupt flag on a read or write of PCR. Input flag on a read or write of PCR.
2	PA Latch Enable	It is important to note that on the PA port, the processor always reads the data on the peripheral pins (as reflected in the latches). For output pins, the processor still reads the data currenty in latches. This may or may not reflect the data currently in the DRAM. Processor system operation requires careful planning on the part of the system designer if input latchting is combined with output pins.
3	Shift Register (SR) Control	Input latchting is enabled by setting Bit 0 in the Auxiliary Control Register to a logic 1. As long as this bit is a 0, the input latchting will directly reflect the data on the pins.
4	2. PB Latch Enable	Input latchting on the PB port is controlled in the same manner as that described for the PS port. However, with the Peripheral B port, the input latch will store either the data as an input or an output. As with the PA port, the processor always reads the data on the peripheral pins (as reflected in the latches).
5	3. Shift Register (SR) Control	The Shift Register operating mode is selected as shown in Table 12.
6	Table 12. SR Operating Mode Selection	The Shift Register operating mode is selected as shown in Table 12.

ACR4	ACR3	ACR2	Mode
0	0	0	Shift Register Disabled.
0	0	1	Shift in Under Control of Timer 2.
0	1	0	Shift in Under Control of System Clock.
1	0	0	Shift Out Under Control of Timer 2.
1	0	1	Shift Out Under Control of the System Clock.
1	1	0	Shift Out Under Control of the System Clock Pulses.
1	1	1	Shift Out Under Control of the External Clock Pulses.

Bit #	T1	T2	Shift Register Control	PB	PA	Latch Enable	Enable
7	6	5	4	3	2	1	0

Figure 4. ACR Organization

Auxiliary Control Register (ACR). Many of the functions in the Auxiliary Control Register have been discussed previously. However, a summary of this register is presented here as a convenient reference. ACR organization is shown in Figure 4.

1	1	1	Manual output mode. The C22 output is held high in this mode.
1	1	0	Manual output mode. The C22 output is held low in this mode.
1	0	1	Pulse output mode. Set C22 low for one cycle following a write operation. Reset C22 high with an active transition of the C21 input signal.
1	0	0	Handshake output mode. Set C22 low on a write operation. Low on a write operation. Set C22 high with an active transition of the C21 input signal.
0	1	1	Independent input mode. Set PCR3 on a positive transition of the C22 input signal. Clear the C22 interrupt flag.
0	1	0	Independent interrupt input mode. Set PCR3 on a negative transition of the C22 input signal. Clear the C22 interrupt flag.
0	0	1	Input mode. Set C22 interrupt flag on a positive transition of the C22 input signal. Clear the C22 interrupt flag on a read or write of PCR.
0	0	0	Input latch mode. Set C22 interrupt flag on a negative transition of the C22 input signal. Clear the C22 interrupt flag on a read or write of PCR.

With the serial port disabled, operation of the C22 pins is a function of the three high-order bits of the PCR. The C22 modes are very similar to those described previously for C22, and are selected as shown in Table 11. With the serial port disabled, operation of the C22 pin is a function of the three high-order bits of the PCR. The C22 modes are very similar to those described previously for C22, and are selected as shown in Table 11.

Symbol	Parameter	Min	TYP	Max	Unit	Test Conditions
V _H	Input High Voltage (normal operation)	+2.4		V _{CC}	Vdc	
V _L	Input Low Voltage (normal operation)	-0.3		+0.4	Vdc	
V _H	Supply Voltage	-0.3 to +7.0	Vdc			CALUTION This device contains circuitry to protect the inputs against damage due to high static voltages. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.
V _L	Input Leakage Current (normal operation)	-0.3		+0.4	Vdc	
I _H	Input High Current	-100	-250	±10	µAdc	V _H = 4 to 2.4 V V _C = Max, D0 to D7 PA0 - PA7, CA2, PB0 - PB7, CB1, CB2
I _L	Input Low Current	-1.0	-1.6	mAdc	V _L = 0.4 Vdc PA0 - PA7, CA2, PB0 - PB7, CB1, CB2	
V _C	Output High Voltage	2.4		Vdc		V _{CC} = min, _{load} = -100 µAdc PA0 - PA7, CA2, PB0 - PB7, CB1, CB2
V _L	Output Low Voltage	+0.4	Vdc			V _{CC} = min, _{load} = 1.6 mAdc PA0 - PA7, CA2, PB0 - PB7, CB1, CB2
I _O	Output High Current (sourcing)	-100	-1000	-3.0	µAdc	V _{OH} = 2.4 V VOH = 1.5 V, PB0 - PB7, CB1, CB2
I _O	Output Low Current (sinking)	1.6		mAdc	VOI = 0.4 Vdc	
I _{O/I}	Output Leakage Current (off state)	1.0	10	µAdc	IRQ	
C _{in}	Input Capacitance			7.0	pF	T _A = 25 °C, f = 1 MHz R/W, RES, RSO, RS1, RS2, RS3, CS1, CS2 D0 - D7, PA0 - PA7, CA2, PB0 - PB7,
C _{ou}	Output Capacitance			20	pF	Φ 2 input CB1, CB2 T _A = 25 °C, f = 1 MHz
P _d	Power Dissipation			1000	MW	

DC CHARACTERISTICS $V_{CC} = 5.0 \text{ V} \pm 5\%$, $V_{SS} = 0$, $T_A = 0 \text{ to } +70^\circ\text{C}$ (unless otherwise noted)

CALUTION
This device contains circuitry to protect the inputs against damage due to high static voltages. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.

Parameter	Symbol	Value	Unit	
Supply Voltage	V _{CC}	-0.3 to +7.0	Vdc	Free-running Mode. Output to PB7 Enabled.
Input Voltage	V _H	0 to +7.0	Vdc	One-shot Mode. Output to PB7 Enabled.
Input Voltage	V _L	-0.3 to +7.0	Vdc	Free-running Mode. Output to PB7 Disabled.



ABSOLUTE MAXIMUM RATINGS
Timers 1 operates in the one-shot or free-running mode with the PB7 output control enabled or disabled. These modes are selected as shown in Table 13.
With the PB7 output control enabled or disabled, the number of pulses on pin PB6.

ACR7	ACR6	Mode	
0	0	One-shot Mode. Output to PB7	Disabled.
0	1	Free-running Mode. Output to PB7	Disabled.
1	0	One-shot Mode. Output to PB7	Enabled.

Table 13. TI Mode Selection


ACR5 = 0, T2 acts as an interval timer in the one-shot mode. If ACR5 = 1, Timer 2 acts to count a predetermined number of pulses on pin PB6.

ACR7 = 0, T2 acts as an interval timer in the one-shot mode. If ACR7 = 1, Timer 2 acts to count a predetermined number of pulses on pin PB6.




Symbol	Parameter	Min	Typ	Max	Unit
TACR	READ CYCLE (Figure 22, loading 130 pF and one TTL load)	180			ns
TCCR	Delay Time, Address Valid to Clock Positive Transition	395	ns		
TPCR	Peripheral Data Setup Time	300			ns
TRIS	Data Bus Hold Time	10			ns
TRC	Rise and Fall Time for Clock Input	25			ns
T _C	WRITE CYCLE (Figure 22) Enable Pulse Width	0.47		25	
TACW	Delay Time, Address Valid to Clock Positive Transition	180			ns
TDCW	Delay Time, Data Valid to Clock Negative Transition	300			ns
TWCW	Delay Time, Read/Write Negative Transition to Clock Positive Transition	180			ns
T _{HW}	Data Bus Hold Time	10			ns
T _{CW}	Delay Time, Enable Negative Transition to Peripheral Data Valid	1.0	1.5		ns
T _{CWOS}	Delay Time, Clock Negative Transition to Peripheral Data Valid	2.0	2.5		ns

AC CHARACTERISTICS TA = 0°C to +17°C, VC = 5V ± 5% (unless otherwise specified)



Peripheral Interface Characteristics

Symbol	Parameter	Min	Type	Max	Unit
TRF	Rise and Fall Time For CA1, CB1, CA2 and CB2 Input Signals.	1.0	μs	1.0	μs
TCA2	Delay Time, Clock Negative Transition to CA2 Negative Transition (Read Handshake or Pulse Mode).	1.0	μs	1.0	μs
TRS1	Delay Time, Clock Negative Transition to CA2 Positive Transition (Pulse Mode).	1.0	μs	2.0	μs
TRS2	Delay Time, CA1 Active Transition to CA2 Positive Transition (Handshake Mode).	2.0	μs	2.0	μs
TWS	Delay Time, Clock Positive Transition to CA2 or CB2 Negative Transition (Handshake Mode).	1.0	μs	1.0	μs
TDC	Delay Time, Peripheral Data Valid to CB2 Negative Transition.	0		1.5	μs
TRS3	Delay Time, Clock Positive Transition to CA2 or CB2 Positive Transition.	1.0	μs	1.0	μs
TRS4	Delay Time, CB1 Negative Transition to CA1 or CB1 Active Transition (Input Latching).	300		ns	
TSR1	Delay Time, CB1 Negative Transition to CB2 Data Valid (Internal SR Clock, Shift Out).	300		ns	
TSR2	Delay Time, CB2 Data Valid (External Clock, Shift Out).	300		ns	
TSR3	Delay Time, CB2 Data Valid to Positive Transition of CB1 Clock (Shift In, Internal or External Clock).	300		ns	
TPW	Pulse Width - PB6 Input Pulse	2		2	μs
TGW	Pulse Width - CB1 Input Clock	2		2	μs
TPS	Pulse Spacing - PB6 Input Pulse	2		2	μs
TGS	Pulse Spacing - CB1 Input Pulse	2		2	μs
LCS	Pulse Spacing - CB1 Input Pulse	2		2	μs



The machine language subroutine listed on the next page allows you to use the ADDLAB(tm) A/D converter from a BASIC program. To use this program, enter the ROM Monitor (type CALL -151 in BASIC) and type 320: AD 03 60...etc., copying the hexdecimal numbers from the bottom of the column listing, with a space between each number. Then, return to BASIC (press RESET) and type SAVE ADDRESS, A\$320,L\$50. Your BASIC program must begin with LOMEM:24576: D8=0 to ensure that the value of D8 is stored at the right place. To read the A/D value, set D8 to the slot number of your ADDLAB card and CALL 800. On return, D8 contains the current A/D value, sampled after the appropriate time delay. The most negative voltage is indicated by -8192 or 8192. The most negative voltage reading is -4095 and the most positive voltage is 4095. Over-range is indicated by -8192 or 8192.

To modify Curve Fitter so that the Control X command reads changes exactly. Then, type LOAD CURFIT and make the following changes exactly. When, type SAVE CURFITAD to save this new version.

The ADDLAB A/D converter, type LOAD VIDICHART and then type the ADDY VIDICHART(tm) so that the ADC command will access the following changes exactly. When, type SAVE VIDICHART to save this new version.

10 HIMEM:38399: LOMEM:24576: D8=0: DIM IN\$(50), D(1000), DD(5,2): MX=1000
 2900 IF AD=0 THEN SLOT=2: AD=800: PRINT: PRINT CD\$"LOAD ADDRESS,A"AD
 2910 D8=SLOT: CALL AD: V0=D8: RETURN

10 HIMEM:38399: LOMEM:24576: D8=0: DIM IN\$(50), D(1000), DD(5,2): MX=1000
 2900 IF AD=0 THEN SLOT=2: AD=800: PRINT: PRINT CD\$"LOAD ADDRESS,A"AD
 2910 D8=SLOT: CALL AD: V0=D8: RETURN


1 HIMEM:35327: LOMEM: 24576: D8=0000: IF PEEK(35411)+PEEK(37232)
 1010 IF AD=0 THEN AD=800: PRINT CD\$"LOAD ADDRESS,A"AD
 1005 IF OP<1 OR N>7 GOTO 72
 948 IF N<1 OR N>N0+1 THEN PRINT CHR\$(7):: GOTO 932
 <>128 THEN PRINT CHR\$(4)"LOAD VISIOBJ".
 1 THE change in line 948 causes VIDICHART to return to the primary menu when you type Control X during a secondary menu entry.
 Your ADDLAB card must be typed for the channel number of this new version. When using the ADC command, the slot number of this new version.

To modify VIDICHART(tm) so that the ADC command will access the following changes exactly. When, type LOAD VIDICHART and then type the following changes exactly. When, type SAVE VIDICHART to save this new version.

1015 FOR I=0 TO NS: D8=OP: CALL AD: D(I,B0)=D: U=USR(N):
 1010 IF AD=0 THEN AD=800: PRINT CD\$"LOAD ADDRESS,A"AD
 1005 IF OP<1 OR N>7 GOTO 72
 948 IF N<1 OR N>N0+1 THEN PRINT CHR\$(7):: GOTO 932
 94 CD\$ = CHR\$(4)

Using the ADDLAB A/D Converter with Curve Fitter, VIDICHART and other BASIC programs

Interactive Microwave, Inc.
 P.O. Box 771
 State College, PA 16801
 (814) 238-8294



Use this version whenever you are using ADALAB together with a Z-80 softcard. If you move ADALAB to a different slot, remember to change QUCIKI/O as described above.

BSAVE QUCIKI/O, A\$8D00, L\$8F0

Now, save this modified version of QUCIKI/O by typing:

93AD: A9 4C 85 EB 4C E1 93

Also, you should enter the following patch, which eliminates the search routine:

8D7D: 02 C1 C4

During initialization of QUCIKI/O, the program addresses each interface slot of the Apple computer to determine whether an ADALAB card resides there. Unfortunately, when a Z-80 softcard is used, this turns on the Z-80 processor and leaves you in limbic. To avoid this problem, BLOAD QUCIKI/O, A\$8D00 and then CALL-151 to enter the monitor. At location \$8D7D, you will enter the number of ADALAB cards you have in your system and at \$8D7E and thereafter, you will enter the numbers of the slots they occupy, plus \$C0. For example, if you have two ADALAB cards in slots 1 and 4, type the following:

WITH THE MICROSOFT Z-80 SOFTCARD

MODIFICATIONS OF QUCIKI/O TO AVOID INTERFERENCE

Interactive Microware, Inc.
P.O. Box 771
State College, Pa 16801
(814) 238-8294



